top of page
200503_CSAW21_Web_Competitions_LogicL_D.

Logic Locking is a revolutionary technique for protecting Intellectual Property of Integrated Circuits from myriad security threats, such as reverse engineering, overbuilding, piracy, and hardware Trojan insertion. In this student-led Logic Locking Conquest Challenge, participants will attempt to attack designs in an oracle less scenario.


In previous years, CSAW LL has featured FPGA-based Redaction, Sequential Locking/Obfuscation, SAT-resilient locking and RTL locking.

Competition Details

competition timeline

4 Sept 2023
5 October 2023
Mid October
8-11 November 2023
Competition Launch
Submission Deadline
Finalist Notification
In-Person Final Presentations

judge

Research

 research & publications

LL Paper.png

Benchmarking at the Frontier of Hardware Security: Lessons from Logic Locking

June 2020

competition organizers

The Logic Locking Conquest is organized by Coordinator Benjamin Tan, Coordinator Lilas Alrahis, Student Co-Lead Luca Collini, and Student Co-Lead Animesh Basak Chowdhury

Email the Organizers

CSAW_CONT_NSF.jpg

Thank you to the National Science Foundation for their generous support of this competition

Organizers
Purple - Blue Gradient

2023 winners

Congratulations to our winning teams! 
Global Prize Mark (2).png

2022 winners

Congratulations to our winning teams! 
Global Prize Mark (2).png
2022 Winners
2022 Finalists
Purple - Blue Gradient

logic locking finalists

Congratulations to our 2022 finalists! 
Global Prize Mark (2).png
2021 Winners
Purple - Blue Gradient

2021 winners

Congratulations to our winning teams! 
Global Prize Mark (2).png
Purple - Blue Gradient

logic locking finalists

Congratulations to our 2021 finalists! 
Global Prize Mark (2).png
2021 Finalists
2019 Competiton

2019 competition

2020 Competition
bottom of page