Logic Locking is a revolutionary technique for protecting Intellectual Property of Integrated Circuits from myriad security threats, such as reverse engineering, overbuilding, piracy, and hardware Trojan insertion. In this student-led Logic Locking Conquest Challenge, participants will attempt to attack designs locked with state-of-the-art methods. This year's challenge emphasizes the assessment of large designs (large IPs, large "keys"). Can you find out what the keys are or what the IPs do?

In previous years, CSAW LL has featured FPGA-based Redaction, Sequential Locking/Obfuscation, and SAT-resilient locking.


competition timeline

Mid-July 2022
Early October 2022
Early October 2022
11 November 2022
Competition Launch
Submission Deadline
Finalist Notification
In-Person Final Presentations



 research & publications

LL Paper.png

Benchmarking at the Frontier of Hardware Security: Lessons from Logic Locking

June 2020


competition organizers

The Logic Locking Conquest is organized by Assistant Professor Benjamin Tan, and PhD research students Luca Collini, and Abdul Khader Thalakkattu Moosa.

Email the Organizers

tandon_long_color (3).jpg

Thank you to the National Science Foundation for their generous support of this competition

Purple - Blue Gradient

2021 winners

Congratulations to our winning teams! 
Global Prize Mark (2).png
Purple - Blue Gradient

logic lockng finalists

Congratulations to our 2021 finalists! 
Global Prize Mark (2).png

2019 competition


2020 competition